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Abstract—A self-sufficient Giga-Hertz digitally controlled ring
oscillator for clock distribution network is presented in this paper.
It features a high supply insensitivity in order to mitigate the
additional jitter due to supply noise. This is achieved by inducing a
mutual compensation between the oscillation frequency parameters
that are affected by the supply voltage variations. The proposed
method can be easily implemented and takes advantage of the deep
sub-micrometer effects peculiar to topical CMOS technologies. We
demonstrate by simulations that this approach remains efficient over
process variations despite the reliability issue of short channel MOS
transistors.
I. INTRODUCTION
In modern integrated systems, balanced trees are commonly
used to ensure the System-on-Chip (SoC) synchronization. They
are implemented with appropriate propagation delays and their
complexity increases with the chip dimensions. Moreover, with
the continual increase of the operating frequencies, losses in
transmission lines poses a severe power consumption problem
and both skew and jitter become comparable to a clock cycle
which can imply possible computation errors [1].
An alternative to the conventional balanced tree is the active
clock distribution network, presented in [2]. It consists to divide
the chip in several isochronous zones, each zone has its own
local oscillator which is tuned so as to present the same phase
as the neighbouring oscillators. In its digital version, nodes of
the network use All-Digital Phase-Locked Loops (ADPLL) [3] in
order to ensure the synchronization. Thus, the global synchronism
is achieved through local synchronizations.
This implementation allows solving the skew issue since clock
wires are reduced to the maximal distance in an isochronous
zone. However, the high density of digital circuits in topical
SoC induces the emergence of switching-noise (∂i/∂t noise), IR-
Drop, crosstalk and so on [4]. They have a significant impact on
local oscillators. Based on ring oscillator topology for their wide
tuning range and their compactness [5], their main drawbacks
are the high sensitivity to power supply and substrate noises
that are the main jitter contributors [6]. Therefore, the clock
reliability issue is partially solved but remains dependent on jitter
performance.
This paper describes the implementation of a low supply
sensitivity Digitally Controlled Oscillator (DCO). The originality
of the compensation technique is that it takes advantage of
deep sub-micrometer effects, especially the quasi-linear relation
between the overdrive voltage and the drain current, peculiar to
topical process. Moreover, this technique allows avoiding the use
of any extra-circuit (on/off-chip) for dynamic re-calibration [7]
and thus, saves more die area.
This article is organized as follows. The second section reviews
the I-V model of short channel MOSFETs in order to ease the
understanding of the proposed compensation technique. Section
III introduces the DCO architecture, details the building blocks
and finally, establishes an analytical expression of the oscillation
frequency as a function of the input word. Section IV focuses
on the supply voltage compensation. In section V, the simulation
results of the proposed DCO are presented and compared to some
of the most relevant published works. Finally, the last section
summarizes and concludes this study.
II. ALPHA-POWER LAW I-V MODEL
In this section, we introduce the expression of the MOSFET
drain current, in the saturation region, that will be used through-
out this paper.
The Shockley model fails to reproduce the characteristics of
the recent MOS transistors. The drain current is now influenced
by short channel effects and has been the subject of several
studies [8]–[11]. It is now better described by an alpha-power
law model and, according to [11], it can be expressed as
Ids = νsatWPs(Vgs − Vth)
α for Vds > Vdssat (1)
where νsat is the saturation velocity, W is the MOSFET width,
Ps is a technology-specific constant, Vgs is the gate-to-source
voltage, Vth is the threshold voltage and α is the velocity-
saturation index (close to 1 in case of short-channel length
transistors).
Thus, the transconductance of a short channel transistor is
defined by
gm =
∂Ids
∂Vgs
(2)
gm = νsatWPsα(Vgs − Vth)
α−1 (3)
By considering the strong inversion operation and that α is close
to 1, it can be approximated by
gm ≃ νsatWPs (4)
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Fig. 1. Structure of the DCO.
III. DCO ARCHITECTURE
Fig. 1 depicts the DCO architecture. The core is the ring oscil-
lator. In order to achieve low supply and substrate sensitivity, it is
based upon differential delay stages with symmetric loads [12],
[13]. Basically, its oscillation frequency is given by
fosc =
1
2Nτd
(5)
with
τd = λReffCeff (6)
where N is the number of stage and τd stands for their time-
delay in which, λ is a dimensionless coefficient (close to 1) and
Reff and Ceff are respectively the stage output resistive and
capacitive loads [14].
In order to tune the oscillation frequency, we assume that Ceff
is invariant and we adjust Reff , the symmetric loads based upon
the association of MLd and MLt, through the control voltage VR
and the control current IBIAS .
VR is generated by the half-stage replica which includes an
OpAmp (OPA1). The negative feedback loop, introduced by
OPA1, maintains the voltage VCM across the symmetric loads
replica flowed by IBIAS/2, by adjusting the gate voltage of MLt.
Thus, the oscillation frequency becomes
fosc =
1
2NλCeff
IBIAS
2VCM
(7)
where Reff is replaced by 2VCM/IBIAS .
The control current IBIAS is provided by the high-speed
current-steering DAC (i-DAC) [15]. This element is the interface
between the digital input word and the oscillator which is an
analogue system by nature. In addition to an offset current IOFF ,
it provides a binary-weighted current to the differential delay
stages (and to the half-stage replica) as a function of the input
word. According to the state of bi/bi (0 < i < n − 1), steady
currents are steered by the differential switch pairs MSi/MSi
from the current sources MCi either to the current mirror or to
a dummy load MMIRdum. Therefore, the dependence of fosc on
the digital input word can be finally expressed by
fosc =
1
4NλCeffVCM
[IOFF + Iq
n−1∑
i=0
bi2
i] (8)
Notice that binary-weighted current sources are obtained by
applying a binary-weighted aspect ratio on MCi MOSFETs. As
an example, WMCn−1 = 2n−1WMC0 for the same channel length.
IV. SUPPLY VOLTAGE COMPENSATION
It is known that differential inverters, associated to the half-
stage replica bias circuit, helps to reduce the supply voltage
sensitivity [16]. However, it can’t be effective if IBIAS and VCM
are dependent to VDD. Indeed, by considering that a variation
on the supply voltage occurs and by using Eq. (7), the frequency
variation can be expressed as
∆fosc =
1
4NλCeff
[
IBIAS +∆IBIAS
VCM +∆VCM
−
IBIAS
VCM
]
(9)
where ∆IBIAS and ∆VCM are the variations induced by a
change of the supply voltage. Then, the condition for ∆fosc tends
to 0 is
∆IBIASVCM − IBIAS∆VCM 7→ 0 (10)
By introducing a direct dependence between VCM and IBIAS
so that a voltage variation introduces a proportional current varia-
tion in the same direction, as in Eq. (11), a mutual compensation
can be obtained.
∆IBIAS = gvi∆VCM (11)
In Eq. (11), the term gvi, which is introduced to establish the
dependence, is equivalent to a transconductance and an efficient
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compensation is achieved under the following condition:
∆fosc = 0, for gvi =
IBIAS
VCM
=
IOFF
VCM
+
Iq
VCM
n−1∑
i=0
bi2
i (12)
We propose an implementation of gvi in Fig. 2. VCM is
generated by a beta-multiplier reference [17] and biases the
binary-weighted current sources, as in Fig. 1, it also biases the
p-MOSFET MR9 which generates IOFF .
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Fig. 2. Circuit which establishes the dependence between VCM and IBIAS .
Therefore, we can express IBIAS as
IBIAS = IOFF + Iq
n−1∑
i=0
bi2
i (13)
= νsatPs(VCM − Vth)
α[WR9 +
n−1∑
i=0
bi2
iWC0] (14)
By relying on Eq. (4), the effective transconductance of the set
MR9 and MCi MOSFETs is
gvieff ≃ νsatPs[WR9 +
n−1∑
i=0
bi2
iWC0] (15)
Due to the threshold voltage of transistors, compared to the target
ideal transconductance of Eq. (12), it remains a residual error,
that we call ε, which is given by
ε = gvieff − gvi (16)
= νsatPs[WR9 +
n−1∑
i=0
bi2
iWC0]
(
Vth
VCM
)
(17)
ε increases with respect to the input code, however, it can be
minimized through the ratio Vth/VCM . Furthermore, the high
operation frequency and the fine resolution that are some of the
most important criteria in DCO designs, imply that WC0 will be
commonly much smaller than WR9. Consequently, the variation
of ε can become significant only when a large number of bits is
used.
V. SIMULATION RESULTS
In this section, we present the implementation details of the
DCO for its incorporation into the clock distribution network.
Through simulation results obtained with Eldo(-RF) associated
to the BSIM4 MOS transistor model, we show its transient
operation and check its supply voltage sensitivity with respect
to the previous section. Finally we compare the achieved
performances to those of the most relevant published works.
The controlled oscillator was implemented in the
STMicroelectronics 65nm CMOS process, with the HPA_LP
MOS transistors proposed in the Design-Kit and a supply
voltage of 1.2 V. The operating frequency range was intended
to be from 1.8 to 2.2 GHz with a maximal frequency step of
2 MHz. Hence, in order to stand the process variation issue,
it was implemented to operate from 1.6 to 2.6 GHz as it is
recommended in [18]. These requirements imposed a number
of 9 control bits. The ring oscillator was built with 3 delay
stages (e.g. N=3). Finally, to ensure a wide lock-range of
ADPLLs (the network nodes), the i-DAC’s transfer characteristic
must be monotonous. Integral Non-Linearity and Differential
Non-Linearity are not really important, since non-linearities are
continuously corrected by the feedback loop of the ADPLL [19].
In this way, a segmented implementation of current sources was
essential to prevent the non-monotonous risk at the mid-code
transition and so as to reduce the glitch energy [20]. Thus, the
six MSBs are thermometer-coded while the three LSBs were
implemented in a binary-weighted code. Notice that the concept
of the compensation technique remains true even if the input
word is segmented.
Fig. 3 illustrates the time domain behaviour of the controlled
oscillator. The first chronogram is the current IBIAS provided
by the i-DAC which is updated at 250 MHz. The second one is
VR, the voltage which controls the symmetric loads. It decreases
as IBIAS increases so as to increase the drivability of MLt. The
last one is the output voltage, after a differential-to-single-ended
converter (not represented in Fig. 1), as we can see the oscillation
frequency increases as a function of the current IBIAS .
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Fig. 3. Transient behaviour of the DCO.
Fig. 4 represents the oscillation frequency as a function of
the input word, for a supply voltage equal to 1.0 V, 1.2 V (the
nominal value) and 1.4 V. These curves were obtained with a
discrepancy of 0.6% of VCM from its nominal value (in Typical
condition), for 1.0 V <VDD< 1.4 V and, with WR9/WC0=90.
In typical condition, the maximal deviation is about 2.7% on the
whole operating range, for VDD =1.0 V, compared to the nominal
curve (TT − VDD = 1.2V ). This demonstrates the efficiency of
the supply voltage compensation that we propose.
Moreover, with the process corner curves (SS, TT and FF), it
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also shows that the compensation remains effective over process
variations, despite the reliability issue of nanometer transistors.
The gap between the curve SS−VDD = 1.0V and the two other
SS curves is due to the cascode current source IOFF which fails
to achieve a high equivalent resistance in these conditions.
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Fig. 4. Simulated characteristics of the DCO, for 1.0 V < VDD < 1.4, in typical
and worst cases.
In order to evaluate the suitability of our proposal with respect
to the supply sensitivity issue, we established a performance
comparison with some of the most relevant implementations of
the state of the art. It is summarized in Table I.
TABLE I
PERFORMANCES COMPARISON WITH PRIOR STATE OF THE ART DESIGNS
[21] [22] This work
(measurement) (measurement) (simulation)
Technology 130 nm 90 nm 65 nm
Supply Voltage 1.2 V 1.2 V 1.2 V
Frequency (GHz) 0.3-1.3 0.18-0.6 1.8-2.2
Supply Sensitivity : 0.48 0.2 0.38
(∆f/f)/(∆VDD/VDD)
It is worth to say that we compared our simulation results to
the measurements made in [21], [22]. Thus, to be fair, we report
in Table I our worst supply sensitivity ((∆f/f)/(∆VDD/VDD))
which was obtained for the curve SS − VDD = 1.0V with an
input code equal to 511, the curve TT −VDD = 1.2V was taken
as the reference. The supply sensitivity in [21] and [22] were
measured respectively for 1.0 V < VDD < 1.4 V and a variation
of 5% on a 1.8 V nominal supply voltage.
Notice that in TT condition, our simulated supply sensitivity is
less than 0.1 within 1.0 V < VDD < 1.4 V.
VI. CONCLUSION
We propose an original approach to enhance the robustness
of digitally controlled ring oscillators with respect to the supply
voltage sensitivity. This approach takes advantage of the short
channel effects exhibited by the topical MOS transistors and
offers the benefit to be easily implemented. Thence, a self-
sufficient digitally controlled ring oscillator was implemented in
the STMicroelectronics 65nm CMOS process. It is controlled by
9 bits and operates from 1.6 GHz to 2.6 GHz. It achieves a supply
sensitivity less than 0.1 on the whole range, for a supply voltage
ranging from 1.0 V to 1.4 V. In addition, the supply sensitivity
of about 0.38 over process variations demonstrates the efficiency
of our proposal.
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